Abstract: This paper describes the details of a novel strained transistor architecture which is incorporated into a 90nm logic technology on 300mm wafers. The unique strained PMOS transistor structure ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback